Physical Design Engineer experienced in core IP and chip integration. Experienced in core floor planning, placement of logic cells, timing closure with clock insertion and how well the IP integrates in the chip.
Experience
2023 — Now
2019 — 2020
2018 — 2019
2015 — 2018
1981 — 2015
Education
Lincoln Technical Institute
AS, Electronic Technology
1979 — 1981