Developing a RISC-V microarchitecture performance simulator which integrates previous relational model finding work for timing side-channel attach detection